Pilot corpus: NIH-funded biomedical datasets. Any DOI can be scored on demand — network effects sharpen as coverage grows.

Comparative study of the impact of processor architecture on compiler tuning

2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI)(2016)10.1109/icacci.2016.7732109Source: DataRank Database

Comparative study of the impact of processor architecture on compiler tuning is a research paper published in 2016 International Conference on Advances in Computing, Communications and Informatics (ICACCI) (2016). On theSindex it has a DataRank of 0.104. It has been cited 1 time.

N/A

0.104DataRank · unranked

Scored on demand from live citation data

1 citations

Download PDF

Cite:

DataRank reads this dataset's downstream impact straight off the citation graph — no black box, no proprietary weighting. How is this computed?

›Methodology & internals

datarank_citation_only_1hop_v6· scope data_onlyMethodology

Pipeline:MetadataData-paper checkEnrichmentCitation networkScoring

Enrichment:OA: closedTopics (20)IDs (PubMed, OpenAlex)SDGs (1)

FAIR Checklist

Context only (not used in score)

Findable (1/2)

Has DOI

Accessible (0/2)

Interoperable (0/2)

Reusable (0/3)

FAIR checklist signals are shown for context only and do not affect DataRank scoring.

Run a calibrated FAIR evaluation for this paper →

We only score data papers we can read in full — never from an abstract alone.

DataRank Breakdown

Base Score 100%Citation Network 0%

Base Score Contribution

0.104

From this paper's citation signal

Citation Network Contribution

Citation network not refreshed for this result

This paper's DataRank is currently driven only by its base citation score. Citation network data was not refreshed for this result.

Learn more about DataRank methodology →

Authors (2)

Rajeev Wankar,N. A. B. Sankar Chebolu

Live enrichment

PubMed:20725694 OpenAlex:https://openalex.org/W2548034914

closed

publisherhttp://xplorestaging.ieee.org/ielx7/7592392/7732013/07732109.pdf?arnumber=7732109

https://doi.org/10.1109/icacci.2016.7732109

Fields of Study

Parallel Computing and Optimization TechniquesEmbedded Systems Design TechniquesFormal Methods in Verification

Keywords

CompilerComputer sciencex86Benchmark (surveying)Interprocedural optimizationOptimizing compilerLoop optimizationParallel computingSpec#Instruction setProgram optimizationMicroarchitectureComputer architectureSet (abstract data type)ArchitectureProgramming languageSoftware

Sustainable Development Goals

SDG 0: Industry, innovation and infrastructure